




Fig. 5. Architecture of the proposed approximate divider-multiplier.